Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures
This paper focuses on how to efficiently reduce power consumption in coarse-grained reconfigurable designs, to allow their effective adoption in heterogeneous architectures supporting and accelerating complex and highly variable multifunctional applications. We propose a design flow for this kind of...
Main Authors: | Francesca Palumbo, Tiziana Fanni, Carlo Sau, Paolo Meloni, Luigi Raffo |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2016-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2016/4237350 |
Similar Items
-
Reconfigurable Adaptive Multiple Transform Hardware Solutions for Versatile Video Coding
by: Carlo Sau, et al.
Published: (2019-01-01) -
Programming of coarse-grained reconfigurable architectures
by: Zain-ul-Abdin,
Published: (2011) -
Programming of Coarse-Grained Reconfigurable Architectures
by: Ul-Abdin, Zain
Published: (2011) -
Compiling for coarse-grain reconfigurable architectures
by: Matsa, M. Morris E. (Moshe Morris Emanuel)
Published: (2008) -
Mutual Impact between Clock Gating and High Level Synthesis in Reconfigurable Hardware Accelerators
by: Francesco Ratto, et al.
Published: (2021-01-01)