Hardware–Software Co-Design for Decimal Multiplication
Decimal arithmetic using software is slow for very large-scale applications. On the other hand, when hardware is employed, extra area overhead is required. A balanced strategy can overcome both issues. Our proposed methods are compliant with the IEEE 754-2008 standard for decimal floating-point arit...
Main Authors: | Riaz-ul-haque Mian, Michihiro Shintani, Michiko Inoue |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Computers |
Subjects: | |
Online Access: | https://www.mdpi.com/2073-431X/10/2/17 |
Similar Items
-
Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01) -
A study of the relationship between the ability to compute with decimal fractions and the understanding of the basic processes involved in the use of decimal fractions
by: Farquhar, Hugh Ernest
Published: (2012) -
Decimal Floating-point Fused Multiply Add with Redundant Number Systems
Published: (2014) -
Decimal usage in the occupational world
by: Russell, Garland Balch
Published: (2014) -
Algorithms and architectures for decimal transcendental function computation
by: Chen, Dongdong
Published: (2011)