Comparison of reconfigurable structures for flexible word-length multiplication
Binary multiplication continues to be one of the essential arithmetic operations in digital circuits. Even though field-programmable gate arrays (FPGAs) are becoming more and more powerful these days, the vendors cannot avoid implementing multiplications with high word-lengths using embedded blocks...
Main Authors: | O. A. Pfänder, R. Nopper, H.-J. Pfleiderer, S. Zhou, A. Bermak |
---|---|
Format: | Article |
Language: | deu |
Published: |
Copernicus Publications
2008-05-01
|
Series: | Advances in Radio Science |
Online Access: | http://www.adv-radio-sci.net/6/113/2008/ars-6-113-2008.pdf |
Similar Items
-
Dynamische Rekonfiguration von arithmetischen Einheiten auf Bitebene
by: O. A. Pfänder, et al.
Published: (2005-01-01) -
Configurable multiplier modules for an adaptive computing system
by: O. A. Pfänder, et al.
Published: (2006-01-01) -
High-Throughput Reconfigurable Variable Length Decoder for Multiple Standards Video Coding
by: Shu-MingXu, et al.
Published: (2012) -
Flexible Frequency Discrimination Subsystems for Reconfigurable Radio Front Ends
by: Carey-Smith Bruce E., et al.
Published: (2005-01-01) -
Flexible Frequency Discrimination Subsystems for Reconfigurable Radio Front Ends
by: Carey-Smith Bruce E, et al.
Published: (2005-01-01)