Novel Power Reduction Technique for ReRAM with Automatic Avoidance Circuit for Wasteful Overwrite
Low-power operations can be great advantageous for ReRAM devices. However, wasteful overwriting such as the SET operation to low-resistance state (LRS) device and the RESET operation to high-resistance state (HRS) device causes not only an increase in power but also the degradation of the write cycl...
Main Authors: | Takaya Handa, Yuhei Yoshimoto, Kazuya Nakayama, Akio Kitagawa |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2012-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/2012/181395 |
Similar Items
-
TRNGs from Pre-Formed ReRAM Arrays
by: Bertrand Cambou, et al.
Published: (2021-02-01) -
Selector devices/architectures for ReRAM crossbar arrays
by: Cortese, Simone
Published: (2017) -
ReRAM based platform for monitoring IC integrity and aging
by: Schultz, Thomas
Published: (2019) -
Determining the Electrical Charging Speed Limit of ReRAM Devices
by: M. von Witzleben, et al.
Published: (2021-01-01) -
Design Exploration of ReRAM-Based Crossbar for AI Inference
by: Yasmin Halawani, et al.
Published: (2021-01-01)