Performance evaluation of high speed compressors for high speed multipliers
This paper describes high speed compressors for high speed parallel multipliers like Booth Multiplier, Wallace Tree Multiplier in Digital Signal Processing (DSP). This paper presents 4-3, 5-3, 6-3 and 7-3 compressors for high speed multiplication. These compressors reduce vertical critical...
Main Authors: | Nirlakalla Ravi, Subba Rao Thota, Jayachandra-Prasad Talari |
---|---|
Format: | Article |
Language: | English |
Published: |
Faculty of Technical Sciences in Cacak
2011-01-01
|
Series: | Serbian Journal of Electrical Engineering |
Subjects: | |
Online Access: | http://www.doiserbia.nb.rs/img/doi/1451-4869/2011/1451-48691103293N.pdf |
Similar Items
-
CNTFET BASED NOVEL 14T ADDER CELL FOR LOW POWER COMPUTATION
by: Balaji Ramakrishna S, et al.
Published: (2017-10-01) -
CNTFET BASED NOVEL 14T ADDER CELL FOR LOW POWER COMPUTATION
by: Balaji Ramakrishna S, et al.
Published: (2017-10-01) -
Performance Optimization of 1-bit Full Adder Cell based on CNTFET Transistor
by: H. Ghabri, et al.
Published: (2019-12-01) -
CMOS High-Performance 5-2 and 6-2 Compressors for High-Speed Parallel Multipliers
by: A. Rahnamaei, et al.
Published: (2020-09-01) -
A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)