RP-Ring: A Heterogeneous Multi-FPGA Accelerator
To reduce the cost of designing new specialized FPGA boards as direct-summation MOND (Modified Newtonian Dynamics) simulator, we propose a new heterogeneous architecture with existing FPGA boards, which is called RP-ring (reconfigurable processor ring). This design can be expanded conveniently with...
Main Authors: | Shuaizhi Guo, Tianqi Wang, Linfeng Tao, Teng Tian, Zikun Xiang, Xi Jin |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2018-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2018/6784319 |
Similar Items
-
An Accelerating Solution for N-Body MOND Simulation with FPGA-SoC
by: Bo Peng, et al.
Published: (2016-01-01) -
FPGA-Based Hardware Accelerator for Leveled Ring-LWE Fully Homomorphic Encryption
by: Yang Su, et al.
Published: (2020-01-01) -
Accelerate Scientific Deep Learning Models on Heterogeneous Computing Platform with FPGA
by: Jiang Chao, et al.
Published: (2020-01-01) -
Implementing a Heterogeneous Multi-Core Prototype in an FPGA
by: Rusten, Leif Tore, et al.
Published: (2012) -
A run-time hardware task execution framework for FPGA-accelerated heterogeneous cluster
by: Choi, Yuk-ming, et al.
Published: (2014)