Multilayer, Stacked Spiral Copper Inductors on Silicon with Micro-Henry Inductance Using Single-Level Lithography
We present copper structures composed of multilayer, stacked inductors (MLSIs) with tens of micro-Henry inductance for use in low frequency (sub 100 MHz), power converter technology. Unique to this work is the introduction of single-level lithography over the traditional two-level approach to create...
Main Authors: | Timothy Reissman, Joon-Sik Park, Ephrahim Garcia |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2012-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/2012/871620 |
Similar Items
-
Spiral inductance calculation and the study of inductors with PGS in multilayer dielectric
by: Tian-Bin Lin, et al.
Published: (2008) -
Modelling of on-chip spiral inductors for silicon RFICs
by: Melendy, Daniel
Published: (2012) -
Characterization and Modeling of Planar Spiral Inductors and Pad Stack Parasitic Effects
by: Capwell, John
Published: (2003) -
Scalable Broadband Models for Spiral Inductors in Multilayer Organic Package Substrate
by: Chi-tsung Chiu, et al.
Published: (2004) -
The Spiral Inductors Analysis、Scaling and Application On Silicon Substrate
by: Chen-Chung Kuo, et al.
Published: (2001)