Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters
In a preceding paper Carlos E. Saavedra, 2005, established that frequency division can be achieved with the use of inverter rings and transmission gates. In this paper, we suggest three modified circuits which obtain the similar function, namely, using Current Sink Inverter, Current Source Inverter,...
Main Authors: | , |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2013-01-01
|
Series: | Active and Passive Electronic Components |
Online Access: | http://dx.doi.org/10.1155/2013/762706 |
id |
doaj-2e50f2f38ee747c5a31bddd8661efad2 |
---|---|
record_format |
Article |
spelling |
doaj-2e50f2f38ee747c5a31bddd8661efad22020-11-24T22:55:52ZengHindawi LimitedActive and Passive Electronic Components0882-75161563-50312013-01-01201310.1155/2013/762706762706Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source InvertersGautham S. Harinarayan0Avireni Srinivasulu1Analog Mixed Signal Team, Freescale Semiconductor Pvt. Ltd., Noida 201301, IndiaDepartment of Electronics and Communication Engineering, Vignan’s Foundation for Science, Technology and Research University, Vadlamudi, Guntur 522213, IndiaIn a preceding paper Carlos E. Saavedra, 2005, established that frequency division can be achieved with the use of inverter rings and transmission gates. In this paper, we suggest three modified circuits which obtain the similar function, namely, using Current Sink Inverter, Current Source Inverter, and Modified Current Source Inverter. The performances of the proposed circuits are examined using Cadence and the model parameters of a 45 nm CMOS process. The simulation results of the three circuits are presented and are compared. We also present the results of a simple but effective novel technique to reduce clock skew between real and complementary clock signals and the corresponding improvement achieved in maximum frequency of operation. One of the proposed circuits can operate at up to 8.2 GHz input while performing a divide-by-4 operation.http://dx.doi.org/10.1155/2013/762706 |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Gautham S. Harinarayan Avireni Srinivasulu |
spellingShingle |
Gautham S. Harinarayan Avireni Srinivasulu Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters Active and Passive Electronic Components |
author_facet |
Gautham S. Harinarayan Avireni Srinivasulu |
author_sort |
Gautham S. Harinarayan |
title |
Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters |
title_short |
Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters |
title_full |
Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters |
title_fullStr |
Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters |
title_full_unstemmed |
Three Microwave Frequency Dividers Using Current Source/Sink and Modified Current Source Inverters |
title_sort |
three microwave frequency dividers using current source/sink and modified current source inverters |
publisher |
Hindawi Limited |
series |
Active and Passive Electronic Components |
issn |
0882-7516 1563-5031 |
publishDate |
2013-01-01 |
description |
In a preceding paper Carlos E. Saavedra, 2005, established that frequency division can be achieved with the use of inverter rings and transmission gates. In this paper, we suggest three modified circuits which obtain the similar function, namely, using Current Sink Inverter, Current Source Inverter, and Modified Current Source Inverter. The performances of the proposed circuits are examined using Cadence and the model parameters of a 45 nm CMOS process. The simulation results of the three circuits are presented and are compared. We also present the results of a simple but effective novel technique to reduce clock skew between real and complementary clock signals and the corresponding improvement achieved in maximum frequency of operation. One of the proposed circuits can operate at up to 8.2 GHz input while performing a divide-by-4 operation. |
url |
http://dx.doi.org/10.1155/2013/762706 |
work_keys_str_mv |
AT gauthamsharinarayan threemicrowavefrequencydividersusingcurrentsourcesinkandmodifiedcurrentsourceinverters AT avirenisrinivasulu threemicrowavefrequencydividersusingcurrentsourcesinkandmodifiedcurrentsourceinverters |
_version_ |
1725656082558222336 |