Performance evaluation of M-ary algorithm using reprogrammable hardware

• Main Authors: Sergio Andrés Arenas-Hoyos, Álvaro Bernal-Noreña
• Format: Article
• Language: English
• Published: Universidad Nacional de Colombia 2017-10-01
• Series: Dyna
• Subjects: cryptosystems; modular exponentiation; modular arithmetic; RSA algorithm; FPGA; M-ary algorithm
• Online Access: https://revistas.unal.edu.co/index.php/dyna/article/view/65480

Several ways to perform data encryption have been found, and one of the functions involved in standard algorithms such as RSA is the modular exponentiation. Basically, the RSA algorithm uses some properties of modular arithmetic to cipher and decipher plain text, with a certain performance dependence on text lengths. The growth in computing capacity has created the need to use robust systems that can perform calculations with significantly large numbers and the formulation of procedures focused on improving the speed to achieve it. One of these is the M-ary algorithm for the execution of the modular exponential function. This paper describes an implementation of this algorithm in reprogrammable hardware (FPGA) to evaluate its performance. The first section of this work introduces the M-ary algorithm. The second section uses block description for implementation understanding. The third section shows the results in time diagrams, and finally, the last section conclusions.