Analysis and Comparison of FPGA-Based Histogram of Oriented Gradients Implementations

Analysis and Comparison of FPGA-Based Histogram of Oriented Gradients Implementations

One of the commonly-used feature extraction algorithms in computer vision is the histogram of oriented gradients. Extracting the features from an image using this algorithm requires a large amount of computations. One way to boost the speed is to implement this algorithm on field programmable gate a...

Full description

Bibliographic Details
Main Authors:	Sina Ghaffari, Parastoo Soleimani, Kin Fun Li, David W. Capson
Format:	Article
Language:	English
Published:	IEEE 2020-01-01
Series:	IEEE Access
Subjects:	Histogram of oriented gradients field programmable gate arrays hardware acceleration hardware design
Online Access:	https://ieeexplore.ieee.org/document/9075241/

Similar Items

A Novel Hardware–Software Co-Design and Implementation of the HOG Algorithm
by: Sina Ghaffari, et al.
Published: (2020-10-01)

An Energy-Efficient Implementation of Group Pruned CNNs on FPGA
by: Wei Pang, et al.
Published: (2020-01-01)

FPGA-Based Hardware Accelerator Design and Implementation of Oil Palm Detection
by: YUAN Ming, CHAI Zhilei, GAN Lin
Published: (2021-02-01)

On-Board Ortho-Rectification for Images Based on an FPGA
by: Guoqing Zhou Rongting Zhang Na Liu Jingjin Huang and Xiang Zhou, et al.
Published: (2017-08-01)

Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA
by: Miguel Rivera-Acosta, et al.
Published: (2019-06-01)

Hardware Acceleration of Video analytics on FPGA using OpenCL
Published: (2019)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

AERO: A 1.28 MOP/s/LUT Reconfigurable Inference Processor for Recurrent Neural Networks in a Resource-Limited FPGA
by: Jinwon Kim, et al.
Published: (2021-05-01)

Design, FPGA-based Implementation and Performance of a Pseudo Random Number Generator of Chaotic Sequences
by: DRIDI, F., et al.
Published: (2021-05-01)

Bloom Filter-Based Parallel Architecture for Accelerating Equi-Join Operation on FPGA
by: Binhao He, et al.
Published: (2021-07-01)

A Novel Ultra-Compact FPGA PUF: The DD-PUF
by: Riccardo Della Sala, et al.
Published: (2021-09-01)

FPGA-Based Implementation of Stochastic Configuration Networks for Regression Prediction
by: Yunqi Gao, et al.
Published: (2020-07-01)

An Amygdala-Inspired Classical Conditioning Model Implemented on an FPGA for Home Service Robots
by: Yuichiro Tanaka, et al.
Published: (2020-01-01)

Single-Image Visibility Restoration: A Machine Learning Approach and Its 4K-Capable Hardware Accelerator
by: Dat Ngo, et al.
Published: (2020-10-01)

Low-Cost Low-Power Acceleration of a Microwave Imaging Algorithm for Brain Stroke Monitoring
by: Imran Sarwar, et al.
Published: (2018-11-01)

Comparison of Power Converter Models with Losses for Hardware-in-the-Loop Using Different Numerical Formats
by: Elyas Zamiri, et al.
Published: (2019-11-01)

SoC Design Based on a FPGA for a Configurable Neural Network Trained by Means of an EKF
by: Juan Renteria-Cedano, et al.
Published: (2019-07-01)

FPGA-Based Implementation of Size-Adaptive Privacy Amplification in Quantum Key Distribution
by: Shen-Shen Yang, et al.
Published: (2017-01-01)

Hamming Weight Counters and Comparators based on Embedded DSP Blocks for Implementation in FPGA
by: SKLYAROV, V., et al.
Published: (2014-05-01)

A High-Throughput Hardware Accelerator for Network Entropy Estimation Using Sketches
by: Javier E. Soto, et al.
Published: (2021-01-01)

A Study on Pattern Recognition with the Histograms of Oriented Gradients in Distorted and Noisy Images
by: Andrzej Bukała, et al.
Published: (2020-04-01)

FPGA Acceleration for Computationally Efficient Symbol-Level Precoding in Multi-User Multi-Antenna Communication Systems
by: Jevgenij Krivochiza, et al.
Published: (2019-01-01)

Towards Trust Hardware Deployment of Edge Computing: Mitigation of Hardware Trojans based on Evolvable Hardware
by: Huang, Z., et al.
Published: (2022)

Modeling of Deadtime Events in Power Converters with Half-Bridge Modules for a Highly Accurate Hardware-in-the-Loop Fixed Point Implementation in FPGA
by: Roberto Saralegui, et al.
Published: (2021-07-01)

The feasibility of speeding up 2D seismic migration using a specific processor on a FPGA
by: Sergio Alberto Abreo Carrillo, et al.
Published: (2010-01-01)

Uma plataforma de hardware para processamento de imagem baseada na transformada imagem-floresta
by: Cappabianco, Fabio Augusto Menocci
Published: (2006)

An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion
by: Xianlei Long, et al.
Published: (2019-08-01)

Efficient FPGA Implementation of Multilayer Perceptron for Real-Time Human Activity Classification
by: Nikhil B. Gaikwad, et al.
Published: (2019-01-01)

A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip
by: Stefania Perri, et al.
Published: (2020-02-01)

FPGA Implementation of Particle Filters for Robotic Source Localization
by: Adithya Krishna, et al.
Published: (2021-01-01)

mNet2FPGA: A Design Flow for Mapping a Fixed-Point CNN to Zynq SoC FPGA
by: Tomyslav Sledevič, et al.
Published: (2020-11-01)

Mining Discriminative K-Mers in DNA Sequences Using Sketches and Hardware Acceleration
by: Antonio Saavedra, et al.
Published: (2020-01-01)

Using histogram of oriented gradients for fingerprint classification
by: Viktoryia A. Kulinkovich
Published: (2017-12-01)

Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA
by: Carlo Sau, et al.
Published: (2020-01-01)

Abnormal event detection in crowded scenes using histogram of oriented contextual gradient descriptor
by: Xing Hu, et al.
Published: (2018-08-01)

Design of FPGA-Based LZ77 Compressor With Runtime Configurable Compression Ratio and Throughput
by: Seungdo Choi, et al.
Published: (2019-01-01)

Runtime partial FPGA reconfiguration
by: Wood, Christopher Landon
Published: (2007)

FPGA-based Speed Limit Sign Detection
by: Tallawi, Reham
Published: (2017)

AHEAD: Automatic Holistic Energy-Aware Design Methodology for MLP Neural Network Hardware Generation in Proactive BMI Edge Devices
by: Nan-Sheng Huang, et al.
Published: (2020-05-01)

The effects of hardware acceleration on power usage in basic high-performance computing
by: Amsler, Christopher
Published: (2012)