Digital Signal Processing Algorithm for Measurement of Settling Time of High-Resolution High-Speed DACs
The paper presents the developed complex Digital Signal Processing algorithm for the reduction of white and 1/f noise and processing of the measurement signals of the Settling Time Measurement of the Digital-to-Analog Converters. The results show that the proposed DSP algorithm ensures 100-fold supp...
Main Authors: | Kvedaras Rokas, Kvedaras Vygaudas, Ustinavičius Tomas, Masiulionis Ričardas |
---|---|
Format: | Article |
Language: | English |
Published: |
Sciendo
2019-06-01
|
Series: | Measurement Science Review |
Subjects: | |
Online Access: | https://doi.org/10.2478/msr-2019-0014 |
Similar Items
-
Digital processing of investigated DAC’S signals
by: Tomas Ustinavičius
Published: (2010-02-01) -
One Technique to Enhance the Resolution of Discrete Fourier Transform
by: Ivan Kanatov, et al.
Published: (2019-03-01) -
A Method for Designing FIR Filters with Arbitrary Magnitude Characteristic Used for Modeling Human Audiogram
by: SZOPOS, E., et al.
Published: (2012-05-01) -
Automatizuotų skaitmeninių sistemų mažiems pokyčiams įvertinti tyrimas
by: Kvedaras, Rokas
Published: (2006) -
A Block-Based Linear MMSE Noise Reduction with a High Temporal Resolution Modeling of the Speech Excitation
by: Li Chunjian, et al.
Published: (2005-01-01)