PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR
In Complementary Metal Oxide Semiconductor (CMOS) technology, the advancement in manufacturing of semiconductor processing has changed the designing challenges for the researchers. The challenges that are now being vital are high speed and low power computing devices. This paper presents a novel...
Main Authors: | Heena Parveen, Vishal Moyal |
---|---|
Format: | Article |
Language: | English |
Published: |
ICT Academy of Tamil Nadu
2017-04-01
|
Series: | ICTACT Journal on Microelectronics |
Subjects: | |
Online Access: | http://ictactjournals.in/paper/IJME_Vol_3_Iss_1_Paper_4_354_358.pdf |
Similar Items
-
DFAL BASED FLEXIBLE MULTI-MODULO PRESCALER
by: Nitish, et al.
Published: (2016-10-01) -
PERFORMANCE ANALYSIS OF ADIABATIC TECHNIQUES USING FULL ADDER FOR EFFICIENT POWER DISSIPATION
by: C. Venkatesh, et al.
Published: (2018-04-01) -
Ultra Low Power Symmetric Pass Gate Adiabatic Logic with CNTFET for Secure IoT Applications
by: S. Mirzakuchaki, et al.
Published: (2019-06-01) -
Ultra Low Power Adiabatic Logic Using Diode Connected DC Biased PFAL Logic
by: Akash Agrawal, et al.
Published: (2017-01-01) -
DESIGN OF ADIABATIC LOGIC BASED COMPARATOR FOR LOW POWER AND HIGH SPEED APPLICATIONS
by: T.S. Arun Samuel, et al.
Published: (2017-04-01)