PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR

• Main Authors: Heena Parveen, Vishal Moyal
• Format: Article
• Language: English
• Published: ICT Academy of Tamil Nadu 2017-04-01
• Series: ICTACT Journal on Microelectronics
• Subjects: conventional dynamic comparator; adiabatic logic; dfal inverter; low power
• Online Access: http://ictactjournals.in/paper/IJME_Vol_3_Iss_1_Paper_4_354_358.pdf

In Complementary Metal Oxide Semiconductor (CMOS) technology, the advancement in manufacturing of semiconductor processing has changed the designing challenges for the researchers. The challenges that are now being vital are high speed and low power computing devices. This paper presents a novel dynamic comparator with DFAL (Diode Free Adiabatic Logic) inverter that employs the principle of adiabatic logic. As compared to the conventional CMOS technique, the adiabatic logic technique shows more promising results. The proposed Dynamic Comparator, not only provides low power consumption and reduces the delay, but also improves the energy efficiency in comparison to the conventional Dynamic Comparator. The design has been simulated using Cadence Virtuoso Spectre simulator in gdpk 90nm Technology.