Design of phase frequency detector with a novel delay unit
Phase frequency detector(PFD) is the key module of charge pump phase locked Loops(CPPLL).Dead zone which is one of the primary design considerations of PFD shows the capability of detecting the minimum phase error of the two input signals and it deteriorates the spurious performance of CPPLLs. A no...
Main Authors: | Jiang Ping, Huang Chunliang, Ye Baosheng |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-04-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000080303 |
Similar Items
-
Frequency shift keying demodulators for low-power FPGA applications
by: Harrington, Riley T.
Published: (2017) -
A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
by: Waseem Abbas, et al.
Published: (2020-09-01) -
Assessment of the effect of Mulabandha yoga therapy in healthy women, stigmatized for pelvic floor dysfunctions: A randomized controlled trial
by: Km Sweta, et al.
Published: (2021-07-01) -
Molecular cloning and analysis of Myc modulator 1 (Mm-1) from Bufo gargarizans (Amphibia: Anura)
by: Ning Wang, et al.
Published: (2010-02-01) -
PLL design and investigation in CMOS
by: Jevgenij Charlamov
Published: (2010-02-01)