Input-Aware Implication Selection Scheme Utilizing ATPG for Efficient Concurrent Error Detection
Recently, concurrent error detection enabled through invariant relationships between different wires in a circuit has been proposed. Because there are many such implications in a circuit, selection strategies have been developed to select the most valuable implications for inclusion in the checker h...
Main Authors: | Abdus Sami Hassan, Umar Afzaal, Tooba Arifeen, Jeong A. Lee |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2018-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9292/7/10/258 |
Similar Items
-
PVcon: Localizing Hidden Concurrency Errors With Prediction and Verification
by: Zhenwu Xu, et al.
Published: (2020-01-01) -
Perfect Concurrent Fault Detection in CMOS Logic Circuits Using Parity Preservative Reversible Gates
by: Sajjad Parvin, et al.
Published: (2019-01-01) -
AN ANALYSIS OF STUDENTS’ FREE WRITING
by: Rahmi Phonna
Published: (2014-05-01) -
Generic Parity-Based Concurrent Error Detection for Lightweight ARX Ciphers
by: Sergei Bauer, et al.
Published: (2020-01-01) -
Duplicate with Choose: Using Statistics for Fault Mitigation
by: Anderson, Jon-Paul
Published: (2016)