Reconfigurable Binary Neural Network Accelerator with Adaptive Parallelism Scheme
Binary neural networks (BNNs) have attracted significant interest for the implementation of deep neural networks (DNNs) on resource-constrained edge devices, and various BNN accelerator architectures have been proposed to achieve higher efficiency. BNN accelerators can be divided into two categories...
Main Authors: | Jaechan Cho, Yongchul Jung, Seongjoo Lee, Yunho Jung |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/3/230 |
Similar Items
-
VLSI Implementation of Restricted Coulomb Energy Neural Network with Improved Learning Scheme
by: Jaechan Cho, et al.
Published: (2019-05-01) -
An Approach of Binary Neural Network Energy-Efficient Implementation
by: Jiabao Gao, et al.
Published: (2021-07-01) -
A Novel Ultra-Low Power 8T SRAM-Based Compute-in-Memory Design for Binary Neural Networks
by: Youngbae Kim, et al.
Published: (2021-09-01) -
SoC FPGA Accelerated Sub-Optimized Binary Fully Convolutional Neural Network for Robotic Floor Region Segmentation
by: Chi-Chia Sun, et al.
Published: (2020-10-01) -
Increasing Information Entropy of Both Weights and Activations for the Binary Neural Networks
by: Wanbing Zou, et al.
Published: (2021-08-01)