Synthesis of parallel adders from if-decision diagrams
Addition is one of the timing critical operations in most of modern processing units. For decades, extensive research has been done devoted to designing higher speed and less complex adder architectures, and to developing advanced adder implementation technologies. Decision diagrams are a promising...
Main Author: | A. A. Prihozhy |
---|---|
Format: | Article |
Language: | English |
Published: |
Belarusian National Technical University
2020-08-01
|
Series: | Sistemnyj Analiz i Prikladnaâ Informatika |
Subjects: | |
Online Access: | https://sapi.bntu.by/jour/article/view/473 |
Similar Items
-
Synthesis of 64 bit Energy Efficient and Reconfigurable Adder
by: Dara, chandra babu
Published: (2009) -
Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
by: Mehedi Hasan, et al.
Published: (2021-05-01) -
Pipelined Two-Operand Modular Adders
by: M. Czyzak, et al.
Published: (2015-04-01) -
Implementation of Pipelined Bit-parallel Adders
by: Wei, Lan
Published: (2003) -
EXPERIMENTAL STUDIES ON MULTI-OPERAND ADDERS
by: S. D. Thabah, et al.
Published: (2017-06-01)