Design of Robust Latch for Multiple-Node Upset (MNU) Mitigation in Nanoscale CMOS Technology
Multiple-node upsets (MNUs) caused by charge sharing effects are dramatically increasing in advanced nanoscale digital latches. Consequently, the robust latches against MNU cases are increasingly important. Although some existing robust latches are designed to recover MNU cases, they incur significa...
Main Authors: | Nan Zhang, Xiaohui Su, Jing Guo |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9137278/ |
Similar Items
-
Self-Recovery Tolerance Latch Design Based on the Radiation Mechanism
by: Qiang Li, et al.
Published: (2020-01-01) -
Low-Cost Soft Error Robust Hardened D-Latch for CMOS Technology Circuit
by: Seyedehsomayeh Hatefinasab, et al.
Published: (2021-05-01) -
Novel Quadruple Cross-Coupled Memory Cell Designs With Protection Against Single Event Upsets and Double-Node Upsets
by: Aibin Yan, et al.
Published: (2019-01-01) -
Design and Analysis of SEU Hardened Latch for Low Power and High Speed Applications
by: Satheesh Kumar S, et al.
Published: (2019-07-01) -
Design of a Highly Robust Triple-Node-Upset Self-Recoverable Latch
by: Hui Xu, et al.
Published: (2021-01-01)