An Analytical Comparison of Locally-Connected Reconfigurable Neural Network Architectures Using a C. elegans Locomotive Model
The scale of modern neural networks is growing rapidly, with direct hardware implementations providing significant speed and energy improvements over their software counterparts. However, these hardware implementations frequently assume global connectivity between neurons and thus suffer from commun...
Main Authors: | Jonathan Graham-Harper-Cater, Benjamin Metcalfe, Peter Wilson |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2018-08-01
|
Series: | Computers |
Subjects: | |
Online Access: | http://www.mdpi.com/2073-431X/7/3/43 |
Similar Items
-
Implementation of Logic Fault Tolerance on a Dynamically Reconfigurable FPGA
by: Jayarama, Kiran
Published: (2016) -
A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
by: Hasan Irmak, et al.
Published: (2021-08-01) -
Dynamic Partial Reconfigurable FPGA
by: Zhou, Ruoxing
Published: (2011) -
NovaCORE vFPGA: Virtualisation and Immediate Reconfiguration
by: PERINA, A. B., et al.
Published: (2017-12-01) -
An FPGA-based Run-time Reconfigurable 2-D Discrete Wavelet Transform Core
by: Ballagh, Jonathan Bartlett
Published: (2014)