A New Floating and Tunable Capacitance Multiplier With Large Multiplication Factor

This paper presents a CMOS floating and tunable capacitance multiplier with a very large multiplication factor. The proposed design uses CCII and OTAs designed using MOSFETs biased in subthreshold region to provide low power consumption and high multiplication factor. TANNER TSPICE simulation tool i...

Full description

Bibliographic Details
Main Authors: Munir Ahmad Al-Absi, Abdulaziz Ahmed Al-Khulaifi
Format: Article
Language:English
Published: IEEE 2019-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/8808856/