Performance Evaluation of Application Mapping Approaches for Network-on-Chip Designs
Network-on-chip (NoC) is evolving as a better substitute for incorporating a large number of cores on a single system-on-chip (SoC). The dependency on multi-core systems to accomplish the high-performance constraints of composite embedded applications is on the rise. This leads to the realization of...
Main Authors: | Waqar Amin, Fawad Hussain, Sheraz Anjum, Sarzamin Khan, Naveed Khan Baloch, Zulqar Nain, Sung Won Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9044826/ |
Similar Items
-
A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs
by: Zulqar Nain, et al.
Published: (2020-07-01) -
Dynamic Power Management of High Performance Network on Chip
by: Mandal, Suman Kalyan
Published: (2012) -
A Scalable Software Defined Network Orchestrator for Photonic Network on Chips
by: Doaa A. Hamdi, et al.
Published: (2021-01-01) -
HIGH LEVEL SYNTHSIS FOR A NETWORK ON CHIP TOPOLOGY
by: Ali, Baraa Saeed
Published: (2013) -
Estratégia para redução de congestionamento em sistemas multiprocessadores baseados em NOC
by: KAMEI, Camila Ascendina Nunes
Published: (2016)