An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion
An ultra-high-speed algorithm based on Histogram of Oriented Gradient (HOG) and Support Vector Machine (SVM) for hardware implementation at 10,000 frames per second (FPS) under complex backgrounds is proposed for object detection. The algorithm is implemented on the field-programmable gate array (FP...
Main Authors: | Xianlei Long, Shenhua Hu, Yiming Hu, Qingyi Gu, Idaku Ishii |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-08-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/19/17/3707 |
Similar Items
-
Analysis and Comparison of FPGA-Based Histogram of Oriented Gradients Implementations
by: Sina Ghaffari, et al.
Published: (2020-01-01) -
Fast Frame Synchronization Design and FPGA Implementation in SF-BOTDA
by: Qiuyi Pan, et al.
Published: (2020-02-01) -
FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications
by: S. Tsakiris, et al.
Published: (2009-09-01) -
Runtime partial FPGA reconfiguration
by: Wood, Christopher Landon
Published: (2007) -
Implementation of high speed image filtering in a novel FPGA-based system
by: Hu, Shuying
Published: (2018)