Designing BEE: A Hardware Emulation Engine for Signal Processing in Low-Power Wireless Applications
<p/> <p>This paper describes the design of a large-scale emulation engine and an application example from the field of low-power wireless devices. The primary goal of the emulator is to support design space exploration of real-time algorithms. The emulator is customized for dataflow domi...
Main Authors: | Chang Chen, Ammer M Josephine, Richards Brian C, Brodersen Robert W, Kuusilinna Kimmo |
---|---|
Format: | Article |
Language: | English |
Published: |
SpringerOpen
2003-01-01
|
Series: | EURASIP Journal on Advances in Signal Processing |
Subjects: | |
Online Access: | http://dx.doi.org/10.1155/S1110865703212154 |
Similar Items
-
FPGA-based Experiment Platform for Hardware-Software Codesign and Hardware Emulation
by: Nagaonkar, Yajuvendra
Published: (2006) -
Digital implementation of an upstream DOCSIS QAM modulator and channel emulator
Published: (2014) -
Recent Results on the Implementation of a Burst Error and Burst Erasure Channel Emulator Using an FPGA Architecture
by: Caterina Travan, et al.
Published: (2020-03-01) -
The Design and Qualification of a Hydraulic Hardware-in-the-Loop Simulator
by: Driscoll, Scott Crawford
Published: (2005) -
Unmanned Aerial Vehicles as Data Mules: An Experimental Assessment
by: David Palma, et al.
Published: (2017-01-01)