Area-Efficient Pipelined FFT Processor for Zero-Padded Signals

Area-Efficient Pipelined FFT Processor for Zero-Padded Signals

This paper proposes an area-efficient fast Fourier transform (FFT) processor for zero-padded signals based on the radix-2<inline-formula> <math display="inline"> <semantics> <msup> <mrow></mrow> <mn>2</mn> </msup> </semantics> <...

Full description

Bibliographic Details
Main Authors: Yongchul Jung, Jaechan Cho, Seongjoo Lee, Yunho Jung
Format: Article
Language:English
Published: MDPI AG 2019-11-01
Series:Electronics
Subjects:
delay elements
fast fourier transform (fft)
single-path delay feedback (sdf)
zero-padded signal
Online Access:https://www.mdpi.com/2079-9292/8/12/1397

Internet

https://www.mdpi.com/2079-9292/8/12/1397

Similar Items