Quantitative design space exploration of routing-switches for Network-on-Chip
Future Systems-on-Chip (SoC) will consist of many embedded functional units like e.g. embedded processor cores, memories or FPGA like structures. These SoCs will have huge communication demands, which can not be fulfilled by bus-based communication systems. Possible solutions to this problem are so...
Main Authors: | M. C. Neuenhahn, H. Blume, T. G. Noll |
---|---|
Format: | Article |
Language: | deu |
Published: |
Copernicus Publications
2008-05-01
|
Series: | Advances in Radio Science |
Online Access: | http://www.adv-radio-sci.net/6/145/2008/ars-6-145-2008.pdf |
Similar Items
-
Quantitative comparison of performance analysis techniques for modular and generic network-on-chip
by: M. C. Neuenhahn, et al.
Published: (2009-05-01) -
Design and Implementation of A Tree-based Routing Switch for On-Chip-Networks
by: Tat-Seng Chang, et al. -
Design Space Exploration for Networks On-chip
by: Gilabert Villamón, Francisco
Published: (2011) -
Switch Design of Network on Chip with Cost-Efficient Incremental-Based Routing Algorithm
by: Hung-Yuan Chen, et al.
Published: (2009) -
Design and implementation of a packet switched routing chip
by: Joerg, Christopher F. (Christopher Frank)
Published: (2005)