AN OVERVIEW OF POWER DISSIPATION AND CONTROL TECHNIQUES IN CMOS TECHNOLOGY
Total power dissipation in CMOS circuits has become a huge challenging in current semiconductor industry due to the leakage current and the leakage power. The exponential growth of both static and dynamic power dissipations in any CMOS process technology option has increased the cost and efficiency...
Main Authors: | N. B. ROMLI, K. N. MINHAD, M. B. I. REAZ |
---|---|
Format: | Article |
Language: | English |
Published: |
Taylor's University
2015-03-01
|
Series: | Journal of Engineering Science and Technology |
Subjects: | |
Online Access: | http://jestec.taylors.edu.my/Vol%2010%20issue%203%20March%202015/Volume%20(10)%20Issue%20(3)%20364-382.pdf |
Similar Items
-
Method for minimization of power consumption when designing CMOS VLIC
by: Belous A. I., et al.
Published: (2008-04-01) -
PAELib: A VHDL Library for Area and Power Dissipation Estimation of CMOS Logic Circuits
by: KIREI, B. S., et al.
Published: (2019-02-01) -
CMOS gate delay, power measurements and characterization with logical effort and logical power
by: Wunderlich, Richard Bryan
Published: (2010) -
Design of Low Power Phase Detector in 0.13 um CMOS
by: RAHMAN F. Labonnah, et al.
Published: (2017-05-01) -
An 11 GHz Dual-Sided Self-Calibrating Dynamic Comparator in 28 nm CMOS
by: Athanasios Ramkaj, et al.
Published: (2018-12-01)