Port Protocols for Deadlock-Freedom of Component Systems
In component-based development, approaches for property verification exist that avoid building the global system behavior of the component model. Typically, these approaches rely on the analysis of the local behavior of fixed sized subsystems of components. In our approach, we want to avoid not only...
Main Authors: | Christian Lambertz, Mila Majster-Cederbaum |
---|---|
Format: | Article |
Language: | English |
Published: |
Open Publishing Association
2010-10-01
|
Series: | Electronic Proceedings in Theoretical Computer Science |
Online Access: | http://arxiv.org/pdf/1010.5565v1 |
Similar Items
-
Deadlock and deadlock freedom
by: Dathi, Naiem
Published: (1989) -
Reachability in Cooperating Systems with Architectural Constraints is PSPACE-Complete
by: Mila Majster-Cederbaum, et al.
Published: (2013-12-01) -
On exploring even reachable global state space to verify deadlock freedom of protocols.
by: Nguyen, Tuong M.
Published: (2009) -
Verifying Deadlock-Freedom for Advanced Interconnect Architectures
by: Meng, Wang
Published: (2020) -
A Type System for Unstructured Locking that Guarantees Deadlock Freedom without Imposing a Lock Ordering
by: Prodromos Gerakios, et al.
Published: (2011-10-01)