Double‐sided transistor device processability of carrierless ultrathin silicon wafers
Abstract Double‐sided metal‐oxide‐semiconductor field‐effect‐transistor processing is demonstrated for the first time on an ultrathin crystalline silicon substrate of 6‐20 μm in a 100 mm diameter wafer format without a carrier wafer, the thinnest free‐standing silicon wafers ever fabricated. The com...
Main Authors: | Ruby A. Lai, Thomas M. Hymel, Bofei Liu, Yi Cui |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2020-07-01
|
Series: | InfoMat |
Subjects: | |
Online Access: | https://doi.org/10.1002/inf2.12087 |
Similar Items
-
Generation of dicing damage in silicon wafers
by: Ebbutt, Ralph
Published: (2007) -
A Materials Approach to Silicon Wafer Level Contamination Issues from the Wet Clean Process
by: Hall, Lindsey H. (Lindsey Harrison)
Published: (1996) -
The improvement of the cone defect of domestic silicon wafer
by: LU Zhenjie, et al.
Published: (2020-08-01) -
Generation of dicing damage in passivated silion wafers
by: Repole, Kenzo K. D
Published: (2007) -
Integrated Lab-on-a-Chip Optical Biosensor Using Ultrathin Silicon Waveguide SOI MMI Device
by: Mohamed Y. Elsayed, et al.
Published: (2020-09-01)