ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures

Embedded video applications are now involved in sophisticated transportation systems like autonomous vehicles and driver assistance systems. As silicon capacity increases, the design productivity gap grows up for the current available design tools. Hence, high-level synthesis (HLS) tools emerged in...

Full description

Bibliographic Details
Main Authors: Karim M. A. Ali, Rabie Ben Atitallah, Abdessamad Ait El Cadi, Nizar Fakhfakh, Jean-Luc Dekeyser
Format: Article
Language:English
Published: Hindawi Limited 2019-01-01
Series:International Journal of Reconfigurable Computing
Online Access:http://dx.doi.org/10.1155/2019/4298013
id doaj-0ad5bcc62ed044d5913ef129c3815ed1
record_format Article
spelling doaj-0ad5bcc62ed044d5913ef129c3815ed12020-11-25T03:24:52ZengHindawi LimitedInternational Journal of Reconfigurable Computing1687-71951687-72092019-01-01201910.1155/2019/42980134298013ViPar: High-Level Design Space Exploration for Parallel Video Processing ArchitecturesKarim M. A. Ali0Rabie Ben Atitallah1Abdessamad Ait El Cadi2Nizar Fakhfakh3Jean-Luc Dekeyser4LAMIH, Polytechnic University of Hauts-de-France, Valenciennes, FranceComputer Science Department, University of Galatasaray, Istanbul, TurkeyLAMIH, Polytechnic University of Hauts-de-France, Valenciennes, FranceNAVYA Company, Villeurbanne, FranceCRIStAL, University of Lille1, Villeneuve-d’Ascq, FranceEmbedded video applications are now involved in sophisticated transportation systems like autonomous vehicles and driver assistance systems. As silicon capacity increases, the design productivity gap grows up for the current available design tools. Hence, high-level synthesis (HLS) tools emerged in order to reduce that gap by shifting the design efforts to higher abstraction levels. In this paper, we present ViPar as a tool for exploring different video processing architectures at higher design level. First, we proposed a parametrizable parallel architectural model dedicated for video applications. Second, targeting this architectural model, we developed ViPar tool with two main features: (1) An empirical model was introduced to estimate the power consumption based on hardware utilization and operating frequency. In addition to that, we derived the equations for estimating the hardware utilization and execution time for each design point during the space exploration process. (2) By defining the main characteristics of the parallel video architecture like parallelism level, the number of input/output ports, the pixel distribution pattern, and so on, ViPar tool can automatically generate the dedicated architecture for hardware implementation. In the experimental validation, we used ViPar tool to generate automatically an efficient hardware implementation for a Multiwindow Sum of Absolute Difference stereo matching algorithm on Xilinx Zynq ZC706 board. We succeeded to increase the design productivity by converging rapidly to the appropriate designs that fit with our system constraints in terms of power consumption, hardware utilization, and frame execution time.http://dx.doi.org/10.1155/2019/4298013
collection DOAJ
language English
format Article
sources DOAJ
author Karim M. A. Ali
Rabie Ben Atitallah
Abdessamad Ait El Cadi
Nizar Fakhfakh
Jean-Luc Dekeyser
spellingShingle Karim M. A. Ali
Rabie Ben Atitallah
Abdessamad Ait El Cadi
Nizar Fakhfakh
Jean-Luc Dekeyser
ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
International Journal of Reconfigurable Computing
author_facet Karim M. A. Ali
Rabie Ben Atitallah
Abdessamad Ait El Cadi
Nizar Fakhfakh
Jean-Luc Dekeyser
author_sort Karim M. A. Ali
title ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
title_short ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
title_full ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
title_fullStr ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
title_full_unstemmed ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures
title_sort vipar: high-level design space exploration for parallel video processing architectures
publisher Hindawi Limited
series International Journal of Reconfigurable Computing
issn 1687-7195
1687-7209
publishDate 2019-01-01
description Embedded video applications are now involved in sophisticated transportation systems like autonomous vehicles and driver assistance systems. As silicon capacity increases, the design productivity gap grows up for the current available design tools. Hence, high-level synthesis (HLS) tools emerged in order to reduce that gap by shifting the design efforts to higher abstraction levels. In this paper, we present ViPar as a tool for exploring different video processing architectures at higher design level. First, we proposed a parametrizable parallel architectural model dedicated for video applications. Second, targeting this architectural model, we developed ViPar tool with two main features: (1) An empirical model was introduced to estimate the power consumption based on hardware utilization and operating frequency. In addition to that, we derived the equations for estimating the hardware utilization and execution time for each design point during the space exploration process. (2) By defining the main characteristics of the parallel video architecture like parallelism level, the number of input/output ports, the pixel distribution pattern, and so on, ViPar tool can automatically generate the dedicated architecture for hardware implementation. In the experimental validation, we used ViPar tool to generate automatically an efficient hardware implementation for a Multiwindow Sum of Absolute Difference stereo matching algorithm on Xilinx Zynq ZC706 board. We succeeded to increase the design productivity by converging rapidly to the appropriate designs that fit with our system constraints in terms of power consumption, hardware utilization, and frame execution time.
url http://dx.doi.org/10.1155/2019/4298013
work_keys_str_mv AT karimmaali viparhighleveldesignspaceexplorationforparallelvideoprocessingarchitectures
AT rabiebenatitallah viparhighleveldesignspaceexplorationforparallelvideoprocessingarchitectures
AT abdessamadaitelcadi viparhighleveldesignspaceexplorationforparallelvideoprocessingarchitectures
AT nizarfakhfakh viparhighleveldesignspaceexplorationforparallelvideoprocessingarchitectures
AT jeanlucdekeyser viparhighleveldesignspaceexplorationforparallelvideoprocessingarchitectures
_version_ 1724599291127791616