Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs
As the performance of digital devices is improving, Hardware-In-the-Loop (HIL) techniques are being increasingly used. HIL systems are frequently implemented using FPGAs (Field Programmable Gate Array) as they allow faster calculations and therefore smaller simulation steps. As the simulation step i...
Main Authors: | Alberto Sanchez, Elías Todorovich, Angel de Castro |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2018-09-01
|
Series: | Electronics |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9292/7/10/219 |
Similar Items
-
Modeling of Deadtime Events in Power Converters with Half-Bridge Modules for a Highly Accurate Hardware-in-the-Loop Fixed Point Implementation in FPGA
by: Roberto Saralegui, et al.
Published: (2021-07-01) -
LOCOFloat: A Low-Cost Floating-Point Format for FPGAs.: Application to HIL Simulators
by: Alberto Sanchez, et al.
Published: (2020-01-01) -
Comparison of Power Converter Models with Losses for Hardware-in-the-Loop Using Different Numerical Formats
by: Elyas Zamiri, et al.
Published: (2019-11-01) -
The Design and Qualification of a Hydraulic Hardware-in-the-Loop Simulator
by: Driscoll, Scott Crawford
Published: (2005) -
Design tradeoff analysis of floating-point adder in FPGAs
by: Malik, Ali
Published: (2005)