Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs

• Main Authors: Alberto Sanchez, Elías Todorovich, Angel de Castro
• Format: Article
• Language: English
• Published: MDPI AG 2018-09-01
• Series: Electronics
• Subjects: hardware-in-the-loop; floating-point; fixed-point; real-time emulation; field programmable gate array
• Online Access: http://www.mdpi.com/2079-9292/7/10/219

As the performance of digital devices is improving, Hardware-In-the-Loop (HIL) techniques are being increasingly used. HIL systems are frequently implemented using FPGAs (Field Programmable Gate Array) as they allow faster calculations and therefore smaller simulation steps. As the simulation step is reduced, the incremental values for the state variables are reduced proportionally, increasing the difference between the current value of the state variable and its increments. This difference can lead to numerical resolution issues when both magnitudes cannot be stored simultaneously in the state variable. FPGA-based HIL systems generally use 32-bit floating-point due to hardware and timing restrictions but they may suffer from these resolution problems. This paper explores the limits of 32-bit floating-point arithmetics in the context of hardware-in-the-loop systems, and how a larger format can be used to avoid resolution problems. The consequences in terms of hardware resources and running frequency are also explored. Although the conclusions reached in this work can be applied to any digital device, they can be directly used in the field of FPGAs, where the designer can easily use custom floating-point arithmetics.