A Reuse-Degree Based Locality Classifier for Locality-Aware Data Replication
The last level cache (LLC) in shared configuration is widely used in the tiled chip multiprocessors (CMPs), which reduces the off-chip miss rate but incurs the long on-chip access latency. The state-of-the-art Locality-Aware Data Replication (LADR) scheme provides an effective tradeoff between capac...
Main Authors: | Qianqian Wu, Zhenzhou Ji |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8933098/ |
Similar Items
-
Improving Energy and Area Scalability of the Cache Hierarchy in CMPs
by: Valls Mompó, Joan Josep
Published: (2017) -
Location Cache Design and Performance Analysis for Chip Multiprocessors
by: NEMETH, JASON
Published: (2008) -
Design and Analysis of Location Cache in a Network-on-Chip Based Multiprocessor System
by: Ramakrishnan, Divya
Published: (2009) -
Power Efficient Last Level Cache For Chip Multiprocessors
by: Mandke, Aparna
Published: (2015) -
Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer
by: Emmanuel Ofori-Attah, et al.
Published: (2017-05-01)