Power/Energy Minimization Techniques for Variability-Aware High-Performance 16-nm 6T-SRAM
Power and energy minimization is a critical concern for the battery life, reliability, and yield of many minimum-sized SRAMs. In this paper, we extend our previously proposed hybrid analytical-empirical model for minimizing and predicting the delay and delay variability of SRAMs, VAR-TX, to a new en...
Main Authors: | Jeren Samandari-Rad, Richard Hughey |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2016-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7390154/ |
Similar Items
-
MEMRISTOR BASED 12T SRAM CIRCUIT USING SLEEPY STACK APPROACH IN 180NM TECHNOLOGY
by: Priyanka, et al.
Published: (2018-10-01) -
Low Leakage Asymmetric Stacked Sram Cell
by: Ahrabi, Nina
Published: (2014) -
A Novel Approach to Design SRAM Cells for Low Leakage and Improved Stability
by: Tripti Tripathi, et al.
Published: (2018-10-01) -
Predictive Process Design Kits for the 7 nm and 5 nm Technology Nodes
Published: (2019) -
Design of SRAM for CMOS 32nm
by: Hamouche, Lahcen
Published: (2011)