FPGA implementation of hardware architecture with AES encryptor using sub-pipelined S-box techniques for compact applications

by C. Arul Murugan, P. Karthigaikumar, Sridevi Sathya Priya
Published 2020-10-01